Monolithic Active Pixel Matrix with Binary Counters ASIC with nested wells
نویسندگان
چکیده
Monolithic Active Matrix with Binary Counters (MAMBO) V ASIC has been designed for detecting and measuring low energy X-rays. A nested well structure with a buried n-well (BNW) and a deeper buried p-well (BPW) is used to electrically isolate the detector from the electronics. BNW acts as an AC ground to electrical signals and behaves as a shield. BPW allows for a homogenous electric field in the entire detector volume. The ASIC consists of a matrix of 50×52 pixels, each of 105x105μm. Each pixel contains analog functionality accomplished by a charge preamplifier, CR-RC shaper and a baseline restorer. It also contains a window comparator with Upper and Lower thresholds which can be individually trimmed by 4 bit DACs to remove systematic offsets. The hits are registered by a 12 bit counter which is reconfigured as a shift register to serially output the data from the entire ASIC.
منابع مشابه
Monolithic Active Pixel Matrix with Binary Counters in an SOI Process
The design of a prototype monolithic active pixel matrix, designed in a 0.15 μm CMOS SOI process, is presented. The process allowed connection between the electronics and the silicon volume under the layer of buried oxide (BOX). The small size vias traversing through the BOX and implantation of small p-type islands in the n-type bulk result in a monolithic imager. During the acquisition time, a...
متن کاملSilicon Active Matrix detector for diffraction and scattering at LCLS.Motivation
LCLS.Motivation LCLS presents a unique problem for detector systems. The signal arrives in 100fs bursts at a rate of 100Hz. Thus, there is no possibility of counting individual photons. Given that we are forced to some type of integrating detector, the choice of system is limited. CCD, fully pixellated detector or, as we propose here, a monolithic active pixel matrix device. We believe that the...
متن کاملCompact, Loadable 16- and 32-bit Binary Counters
Figure 1 is a block diagram representation of the I/O and architecture for a 16 or 32-bit counter. Pin CLK is the clock signal, RST the reset signal, and LOAD the load data signal. CLK is a positive, edge-triggered synchronous signal, and LOAD is an active low, synchronous signal. Pins D0 through D15, 31 are the load data inputs, and pins Q0 through Q15, 31 are the count bits. Pin Ci is the car...
متن کاملSingle-photon imaging at 20,000 frames/s.
A complete two-dimensional imaging system based on a silicon monolithic array of 60 single-photon counters is presented. The fabricated solid-state array is rugged and operates at low voltages. Detection efficiency is higher than 40% in the visible range, and cross talk among 50 microm pixels is lower than 10(-4). The complete system provides a maximum throughput of 20 kframes/s with truly para...
متن کاملPixel Detectors for Charged Particles
Pixel Detectors, as the current technology of choice for the innermost vertex detection, have reached a stage at which large detectors have been built for the LHC experiments and a new era of developments, both for hybrid and for monolithic or semi-monolithic pixel detectors is in full swing. This is largely driven by the requirements of the upgrade programme for the superLHC and by other colli...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2013